<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>Memory Bandwidth on KAD</title>
    <link>https://www.kad8.com/tags/memory-bandwidth/</link>
    <description>Recent content in Memory Bandwidth on KAD</description>
    <generator>Hugo -- gohugo.io</generator>
    <language>en</language>
    <copyright>© 2026 </copyright>
    <lastBuildDate>Tue, 25 Aug 2026 10:59:29 +0800</lastBuildDate><atom:link href="https://www.kad8.com/tags/memory-bandwidth/index.xml" rel="self" type="application/rss+xml" />
    
    <item>
      <title>MRDIMM Explained: DDR5 Multiplexed Rank Memory for Servers</title>
      <link>https://www.kad8.com/storage/mrdimm-explained-ddr5-multiplexed-rank-memory-for-servers/</link>
      <pubDate>Tue, 25 Aug 2026 10:59:29 +0800</pubDate>
      
      <guid>https://www.kad8.com/storage/mrdimm-explained-ddr5-multiplexed-rank-memory-for-servers/</guid>
      <description></description>
      <media:content xmlns:media="http://search.yahoo.com/mrss/" url="https://www.kad8.com/storage/mrdimm-explained-ddr5-multiplexed-rank-memory-for-servers/featured-MRDIMM_DDR5_memory_module_visualization.jpeg" />
    </item>
    
    <item>
      <title>Why Memory Bandwidth, Not Compute, Determines LLM Inference Speed</title>
      <link>https://www.kad8.com/ai/why-memory-bandwidth-not-compute-determines-llm-inference-speed/</link>
      <pubDate>Sat, 16 May 2026 12:53:51 +0800</pubDate>
      
      <guid>https://www.kad8.com/ai/why-memory-bandwidth-not-compute-determines-llm-inference-speed/</guid>
      <description></description>
      <media:content xmlns:media="http://search.yahoo.com/mrss/" url="https://www.kad8.com/ai/why-memory-bandwidth-not-compute-determines-llm-inference-speed/featured-Reiner_Pope_explains_LLM_latency.jpeg" />
    </item>
    
    <item>
      <title>Intel Diamond Rapids Xeon Moves to 16-Channel Memory for AI Era</title>
      <link>https://www.kad8.com/news/intel-diamond-rapids-xeon-moves-to-16-channel-memory-for-ai-era/</link>
      <pubDate>Mon, 04 May 2026 20:37:45 +0800</pubDate>
      
      <guid>https://www.kad8.com/news/intel-diamond-rapids-xeon-moves-to-16-channel-memory-for-ai-era/</guid>
      <description></description>
      <media:content xmlns:media="http://search.yahoo.com/mrss/" url="https://www.kad8.com/news/intel-diamond-rapids-xeon-moves-to-16-channel-memory-for-ai-era/featured-Intel_Diamond_Rapids_Xeon_16-channel.jpeg" />
    </item>
    
    <item>
      <title>Intel Xeon Roadmap Shift: Diamond Rapids Delay and SMT Return</title>
      <link>https://www.kad8.com/hardware/intel-xeon-roadmap-shift-diamond-rapids-delay-and-smt-return/</link>
      <pubDate>Tue, 28 Apr 2026 01:52:14 +0800</pubDate>
      
      <guid>https://www.kad8.com/hardware/intel-xeon-roadmap-shift-diamond-rapids-delay-and-smt-return/</guid>
      <description></description>
      <media:content xmlns:media="http://search.yahoo.com/mrss/" url="https://www.kad8.com/hardware/intel-xeon-roadmap-shift-diamond-rapids-delay-and-smt-return/featured-Intel_delays_Diamond.jpeg" />
    </item>
    
    <item>
      <title>AMD Unveils Memory Patent to Double Bandwidth with HB-DIMM Technology</title>
      <link>https://www.kad8.com/hardware/amd-unveils-memory-patent-to-double-bandwidth-with-hb-dimm-technology/</link>
      <pubDate>Sun, 28 Sep 2025 21:55:25 +0800</pubDate>
      
      <guid>https://www.kad8.com/hardware/amd-unveils-memory-patent-to-double-bandwidth-with-hb-dimm-technology/</guid>
      <description></description>
      <media:content xmlns:media="http://search.yahoo.com/mrss/" url="https://www.kad8.com/hardware/amd-unveils-memory-patent-to-double-bandwidth-with-hb-dimm-technology/featured-AMD-Memory-Patent.png" />
    </item>
    
  </channel>
</rss>
